

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218

Table 1: Cross Reference of Applicable Products

Product Name:	Manufacturer Part Number	SMD #	Device Type	Internal PIC
3.3V Serializer	UT54LVDS217	5962-01534	01, 02	WD11, WD13
3.3V Deserializer	UT54LVDS218	5962-01535	01, 02	WD12,WD14

*PIC = Product Identification Code

1.0 Overview

The UT54LVDS217 Serializer converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is propagated in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock (Tx CLK IN) 21 bits of input data are sampled and transmitted. The UT54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a rate of 525Mbps per LVDS data channel. Using a 75MHz clock, the data throughput is 1.575 Gbps.

Accurate power calculations are useful in estimating system power supply and thermal management requirements. The purpose of this application note is to review power consumption of CAES Colorado Springs UT54LVDS217 Serializer and UT54LVDS218 Deserializer. This application note develops the components of LVDS power consumption and example power dissipation calculations for typical LVDS UT54LVDS217 and UT54LVDS218 applications.

A standard point-to-point configuration using the UT54LVDS217/UT54LVDS218 (SerDes) is shown in Figure 1. This configuration is terminated by a 100Ω resistor across each differential pair. A constant current source feeds the differential outputs of the driver. The direction of current flow through the termination resistor determines the logic state of the receiver output. Total power consumed by the standard point-to-point configuration is the device power minus the termination power. The LVDS output power consumption is a function of the output swing and the termination.

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 1. Standard UT54LVDS217 and UT54LVDS218 Configuration

2.0 Technical Figures and Data

The following plots show active current, or AIDD, measurements versus frequency and are used as input current for calculating power dissipation. The AIDD values are measurements taken during characterization of the SerDes devices configured under the following conditions.

Please note that the data contained in this application note was obtained in a lab. The test setup does not exactly match the test configurations shown for the AC and DC electrical characteristics described in the CAES Datasheets and corresponding DSCC SMDs.

2.1 UT54LVDS217 and UT54LVDS218 Device Data

Temperature:	$T_C = 25^\circ\text{C}, +125^\circ\text{C}, -55^\circ\text{C},$
Voltage:	$V_{DD} = 3.0\text{V}, 3.3\text{V}, \text{ and } 3.6\text{V}$
Frequency:	$f = 0\text{MHz}, 15\text{MHz}, 22.5\text{MHz}, 30\text{MHz}, 37.5\text{MHz}, 45\text{MHz}, 52.3\text{MHz}, 60\text{MHz}, 67.5\text{MHz},$ and 75MHz
Capacitive Load:	$C_{LT} = 10\text{pF}, 32\text{pF}, \text{ and } 49\text{pF}$

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 2A. LVDS Serializer Test Configuration.




Figure 2B. LVDS Deserializer Test Configuration.

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 3. UT54LVDS217 Active current vs. Frequency for VDD = 3.0V, CLT = 10pF




Figure 4. UT54LVDS217 Active current vs. Frequency for VDD = 3.3V, CLT = 10pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 5. UT54LVDS217 Active current vs. Frequency for VDD = 3.6V, CLT = 10pF




Figure 6. UT54LVDS217 Active current vs. Frequency for VDD = 3.0V, CLT = 32pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 7. UT54LVDS217 Active current vs. Frequency for VDD = 3.3V, CLT = 32pF




Figure 8. UT54LVDS217 Active current vs. Frequency for VDD = 3.6V, CLT = 32pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 9. UT54LVDS217 Active current vs. Frequency for VDD = 3.0V, CLT = 49pF




Figure 10. UT54LVDS217 Active current vs. Frequency for VDD = 3.3V, CLT = 49pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 11. UT54LVDS217 Active current vs. Frequency for VDD = 3.6V, CLT = 49pF




Figure 12. UT54LVDS218 Active current vs. Frequency for VDD = 3.0V, CLT = 10pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 14. UT54LVDS218 Active current vs. Frequency for VDD = 3.3V, CLT = 10pF




Figure 15. UT54LVDS218 Active current vs. Frequency for VDD = 3.6V, CLT = 10pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 16. UT54LVDS218 Active current vs. Frequency for VDD = 3.0V, CLT = 32pF




Figure 17. UT54LVDS218 Active current vs. Frequency for VDD = 3.3V, CLT = 32pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 18. UT54LVDS218 Active current vs. Frequency for VDD = 3.6V, CLT = 32pF




Figure 19. UT54LVDS218 Active current vs. Frequency for VDD = 3.0V, CLT = 49pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218




Figure 20. UT54LVDS218 Active current vs. Frequency for VDD = 3.3V, CLT = 49pF




Figure 21. UT54LVDS218 Active current vs. Frequency for VDD = 3.6V, CLT = 49pF

Calculating Power Dissipation for UT54LVDS217 and UT54LVDS218

3.0 Calculating of Power with Variable Load Capacitance

The structures of the UT54LVDS217 and UT54LVDS218 are such that there are three different clock domains. These clock domains make it difficult to accurately calculate power similar to AN-LVDS-002-NN. Therefore CAES offers the active current (AIDD) characterization data to calculate power.

Device Power (P):

$$P = AIDD * V_{DD}$$

4.0 Example

Assume using the UT54LVDS217, switching all of the I/O, at a frequency of 60MHz, with a 10pF load, and with V_{DD} set to nominal at a temperature of -55°C.

$$\begin{array}{ll} V_{DD} = 3.3V & \text{Temp} = -55^{\circ}\text{C} \\ C_{LT} = 10\text{pF} & AIDD(\text{estimate}) = \sim 43\text{mA} \end{array}$$

$$P = AIDD * V_{DD} = 43.66\text{mA} * 3.3V = 144.1\text{mW}$$

5.0 Conclusion

This application note empowers the designer to more accurately determine the power dissipation of CAES LVDS SerDes products as implemented in the user's application. With accurate power dissipation improved power supply selection and thermal management schemes can be designed.

6.0 Additional Comments

Data contained in this application note is NOT GUARANTEED. The data is intended to provide system designers with better estimate of the UT54LVDS217 and UT54LVDS218 power dissipation.

To optimize power conservation tie unused driver inputs either high (V_{DD}) or low (V_{SS}), and leave unused outputs unconnected (no termination resistor connected, R_T).

Leave unused receiver inputs floating, the unused input pins should be floated near the pin on the receiver device. There is a fail safe mode on the CAES UT54LVDS218 Deserializer that forces the outputs to a high state. Unused inputs should not be connected to noise sources. Do not connect unused receiver input pins to a floating cable or trace because they will act as a noise antenna. Unused receiver outputs should be left unconnected to further power conservation.

The following United States (U.S.) Department of Commerce statement shall be applicable if these commodities, technology, or software are exported from the U.S.: These commodities, technology, or software were exported from the United States in accordance with the Export Administration Regulations. Diversion contrary to U.S. law is prohibited.